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Abstract—Emerging nonvolatile memories (ENVMs) such as
phase-change random access memories (PCRAMs) or oxide-based
resistive random access memories (OxRRAMs) are promising can-
didates to replace Flash and Static Random Access Memories in
many applications. This paper introduces a novel set of building
blocks for field-programmable gate arrays (FPGAs) using ENVMs.
We propose an ENVM-based configuration point, a look-up ta-
ble structure with reduced programming complexity and a high-
performance switchbox arrangement. We show that these blocks
yield an improvement in area and write time of up to 3× and 33×,
respectively, versus a regular Flash implementation. By integrat-
ing the designed blocks in an FPGA, we demonstrate an area and
delay reduction of up to 28% and 34%, respectively, on a set of
benchmark circuits. These reductions are due to the ENVM 3-D
integration and to their low on-resistance state value. Finally, we
survey many flavors of the technologies and we show that the best
results in terms of area and delay are obtained with Pt/TiO2 /Pt
stack, while the lowest leakage power is achieved by InGeTe stack.
Index Terms—3-D integration, nonvolatile memory, oxide mem-
ory, phase-change memory, programmable logic arrays, RRAM.
I. INTRODUCTION
AMONG the emerging nonvolatile memories (ENVMs),phase-change random access memories (PCRAMs), and
oxide-based resistive random access memories (OxRRAMs) are
considered today as the most promising candidates for next
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generation of nonvolatile memory (NVM) applications [1].
These ENVMs belong to a family of two terminal devices that
can store information as an internal resistive state, which de-
pends on the physical properties and electrical behavior of the
underlying materials.
The interest in ENVMs is motivated by various advantages
that this technology offers as compared to the traditional NVM
mainstream. These advantages mainly concern better footprint
scalability (down to a few nanometers), faster programming time
(of the order of a few nanoseconds), and an enhanced endurance
(up to 109 programming cycles). Furthermore, some demon-
strators have recently been presented to showcase the viability
of high-density standalone memories based on PCRAM tech-
nology from an industrial perspective. Hence, 45-nm 1-Gb [2]
and 42-nm 1-Gb PCRAM technologies [3] have now become a
reality.
The focus in this study is on the utilization of ENVMs in
reconfigurable logic circuits, such as field-programmable gate
arrays (FPGAs). The reason behind this choice is the fact that
in reconfigurable logic, up to 40% of the area is dedicated to
the storage of configuration signals, leading to a large cost of
reconfiguration in terms of area and routing delay [4]. Tradi-
tionally, the configuration is serially loaded from an external
NVM in SRAM cells distributed throughout the circuit [4]. As
a result, configuration at power-up is a time-consuming opera-
tion preventing putting FPGA in sleep mode when fast wake-up
is required. Nonvolatile memories like Flash memories can be
used to address this issue [5]. However, combining Flash and
CMOS requires a hybrid and costly technology. Contrary to
Flash memories, ENVMs can be fabricated in the back-end-of-
line (BEOL) process, i.e., like metal layers. BEOL integration
allows us to move all the configuration memory onto the top
of the chip, and leads to a clear reduction in terms of area, as
demonstrated in [6] and [7].
With the recent development of ENVM technology, a num-
ber of novel FPGA building blocks and architectures have been
proposed in the past few years. For example, in [7], the config-
uration SRAMs are enhanced by spin-transfer-torque magnetic
rams (STT-MRAMs). In [8], a simple memory node storing the
reconfiguration signals by means of two resistive memories and
one selection transistor was detailed. This structure was exten-
sively used in [6] to implement the nonvolatile configuration
of the circuit. In addition, routing structures based on ENVMs
have shown promise. In [9], a cross point for switchboxes (SBs),
using PCRAMs as nonvolatile switches, is proposed to route sig-
nals through low-resistive paths, or to isolate them by means of
high-resistive paths. The concept of routing elements based on
1536-125X/$31.00 © 2012 IEEE
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ENVM switches was then exploited in [10] and [11] for timing
optimization in FPGAs.
In this paper, 1) we extend the set of ENVM-based build-
ing blocks for FPGAs and study their performance at the cir-
cuit level. More precisely, we add to the previously described
memory and routing structures, a look-up table (LUT) that ef-
ficiently combines logic, programming, and addressing. Then,
2) we study the impact of different ENVM technologies on
FPGA performances. Indeed, the diversity of ENVM structures
and materials makes the range of electrical properties extremely
wide. Among the different ENVM candidates, this paper fo-
cuses only on PCRAM and OxRRAM technologies. Hence, the
study of the impact of the various materials on system-level per-
formance metrics represents an opportunity for designers and
technologists to identify the most promising candidates early in
the development cycle.
Both performances of the proposed blocks and their impact
on FPGA circuits are studied and compared to the equivalent
SRAM and Flash implementations. We show that the ENVM
blocks reduce area by a factor of up to 3× and the write time
by a factor of up to 33× as compared to Flash. The compact
dimensions of the ENVM-based device reduce the size of FPGA
blocks and routing channels. This yields an area reduction of
up to 28% for complex benchmark circuits while the good on-
resistance properties provide a gain of up to 34% in delay.
Several technology flavors are surveyed. Among a large choice
of materials, we show that the Pt/TiO2 /Pt stack gives the lowest
area and delay, while the InGeTe material leads to the lowest
leakage power.
The organization of this paper is the following. Section II
surveys FPGA architecture and explains the motivations of this
study. Section III gives an overview of PCRAM and OxRRAM
technologies. Then, in Section IV, we present the novel building
blocks for FPGAs based on ENVMs. These single blocks are
evaluated with respect to competing technologies in Section
V. Architectural benchmarking and impact of technologies are
detailed in Section VI. In Section VII, we discuss potential
opportunities given by the evolution of the technology. Finally,
in Section VIII, we draw some conclusions.
II. ARCHITECTURAL BACKGROUND AND MOTIVATION
In this section, we introduce the baseline FPGA architecture
and highlight its limitations.
A. FPGA Architecture
FPGAs are regular circuits typically consisting of several
identical configurable logic blocks (CLBs) surrounded by re-
configurable interconnect lines [4]. As depicted in Fig. 1, every
CLB is formed by a set of N basic logic elements (BLEs). A
BLE is a K-input LUT whose output can be routed to any other
LUT input with or without an intermediate registration phase
through a flip-flop. Every CLB has I inputs coming from other
CLB outputs and from external signals to the CLBs. All design
parameters N,K, and I can be set by the FPGA architect de-
pending on the targeted system granularity. The overall delay
and area strongly depend on those parameters, which have been
extensively investigated in [12]. The routing part of the FPGA
Fig. 1. Baseline field programmable gate arrays architecture [4].
Fig. 2. Field programmable gate arrays area/delay/power repartition per block
[13].
is formed by large channels of width W , interleaved between
the CLBs. The channels cross each other and the signals can
be routed within the FPGA using SBs. A SB is a matrix at
the intersection of channels, which is made of reconfigurable
switches.
B. FPGA Structural Hurdles
Fig. 2 presents the area/delay/power breakdown of the various
components of a baseline SRAM-based island style FPGA. It is
worth noticing that the configuration memories occupy roughly
half of the area in both the logic blocks and the routing resources.
Logic blocks occupy only 22% of the whole area including their
own configuration memory. Only 14% of the total area is then
used for actual computation. In addition to consuming most of
the die area, programmable routing significantly contributes to
FPGAs hurdles. In [13], interconnect delays are reported to ac-
count for roughly 80% of the total path delay. It also contributes
to the high power consumption of FPGAs, with more than 60%
of the total dynamic power consumption.
From all these observations, the FPGA architecture can be im-
proved by working on memories and their efficient combination
with logic.
C. Technologies of Programmable Elements
Most of today’s FPGAs are implemented into a standard
CMOS process. Thus, switches are made of transistors or gated-
buffers, controlled by a reconfiguration signal stored in an
SRAM cell. However, the drawback of this SRAM-based so-
lution is its high power consumption and its intrinsic volatility.
Hence, for some specific applications, Flash technology is com-
bined with CMOS process and switches are made of Flash tran-
sistors [5]. However, Flash-based solution is technologically
expensive because of costly integration of Flash devices in a
CMOS process. Thanks to their lower integration costs, ENVMs
have been proposed to build nonvolatile latches useful for FPGA
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TABLE I
DEVICE PROPERTIES OF DIFFERENT RESISTIVE MEMORIES TECHNOLOGIES (EXTRACTED FOR A 70 nm × 70 nm ELEMENT)
configuration [7]. Beside FPGA implementation, recent works
introduced flip-flop and latch circuits integrating OxRRAM
cells [14], [15].
In this study, the main idea is not only to replace the memory
elements but to introduce low-on resistance ENVMs into the
logic data paths of switching elements instead of MOS tran-
sistors. Considering that n-type transistors have a resistance of
around 4 kΩ in CMOS 45-nm technology [16], we will show
that ENVM element is an attractive solution with lower resis-
tance state that has been reported in the range of 10 Ω to a few
kΩ, depending on the technology (see Table I).
III. TECHNOLOGICAL OVERVIEW OF PHASE-CHANGE
AND OXIDE-BASED MEMORIES
As presented in Section I, we focus on phase-change mem-
ories and oxide-based resistive memories. In this section, we
give a brief overview of the memory mechanisms and integra-
tion flows of both technologies.
A. Phase-Change Memory Technology
PCRAM device relies on the unique property of chalcogenide
alloys as active materials integrated in the memory cell stack.
Chalcogenide alloys are semiconducting glasses made by group
VI elements of the periodic table, such as sulphur, selenium, and
tellurium, which show reversible phase-change capability [2],
[17]–[26]. By means of a careful control of Joule heating in the
active layer, it is possible to switch the chalcogenide material be-
tween two stable configurations, i.e., a high-conductive ordered
polycrystalline state (called SET) and a low-conductive disor-
dered amorphous one (RESET). Fig. 3 illustrates both amor-
phous and crystalline states investigated by transmission elec-
tron microscopy.
Even if most of the research work on memory devices has
focused up to now on the chalcogenide Ge2Sb2Te5 (GST), novel
alloys such as GeTe [18], GeTeCα% [19], or GeTeNα% [20]
(with α representing the percentage of C or N , respectively)
expand the range of the properties reachable by the different
materials. The various chalcogenide materials and PCRAM-
based device properties surveyed in this study are summarized
in Table I.
It is worth mentioning that these materials have been inte-
grated by various manufacturers into a range of device architec-
Fig. 3. PCRAM device structure [23] RESET and SET state (top) and corre-
sponding programming pulses (bottom).
tures with various geometries and electrodes. In order to provide
synthetic physical parameters and easily capture the behavior of
the various alternatives, the various properties have been nor-
malized to a 70 nm × 70 nm node size (equal to the dimen-
sions of a VIA1 in 45-nm process [16]). Hence, resistances and
programming currents are computed using the intrinsic mate-
rial resistivities and SET programming current densities. Where
measurements are not available, the numbers are extrapolated
from the material exhibiting the closest structural and electrical
properties. An asterisk identifies these numbers.
B. Oxide Memory Technologies
Transition-element oxide memory technologies base their
working principle on the change of their resistance state due to a
modification of the conductivity property of the oxide itself. The
switching of OxRRAMs depends on several parameters includ-
ing the nature of the switchable oxide and the chemical nature
of the top and bottom electrodes [27]. Two major groups of
OxRRAMs can be identified by considering the physical mech-
anism that drives the modification of the resistance state.
The first group consists of two-terminal OxRRAM devices
based on transition metal oxides, such as SiO2 , HfO2 [28],
or Al2O3 [30], sandwiched between metal electrodes whose
switching does not depend on the polarity of the applied voltage.
This mechanism, known as unipolar, can be explained by a
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Fig. 4. Resistive switching through I–V sweeps for planar Pt/TiO2 /Pt layer
realized with 270-nm/80-nm/270-nm thicknesses [29].
metallic filament formation mechanism related to the solid-state
redox reactions stimulated by the applied electric field [31].
A second group is related to the oxygen vacancy redistribution
in oxide layers, such as TiO2 [32] or HfO2 [27], upon applying
a voltage and it causes the switching from an insulating to a
metallic state. In the particular TiO2 example, the diffusion of
oxygen vacancies transforms the TiO2 volume into a highly
conductive TiO2-x layer, thus reducing the total resistance of the
oxide layer. Upon application of an electric field with opposite
polarity, the redistribution of oxygen is led toward the opposite
electrode and total resistance is increased again as the proportion
of stoichiometric TiO2 increases with respect to TiO2-x. Since
the writing of this cell relies on the application of opposite
voltage polarities, the writing mechanism is often labeled as
bipolar. As an illustration, planar Pt/TiO2 /Pt stack characteristic
are shown in Fig. 4. By sweeping voltages from negative to
positive values, the devices hold the high resistance state until
a transition to a low resistance state occurs. After this event,
the voltage can be increased with no effect on the internal state.
When moved backward toward the negative voltage region, the
device is reset to the original high resistance state.
Some OxRRAM cells have been built and characterized.
Their parameters are summarized in Table I.
C. Storage Element Integration Flow
One of the big advantages of ENVM technologies is its
CMOS-compatibility. Indeed, the materials involved in ENVMs
are deposited at low temperature, compatible with metal line
process. As an illustration, a schematic cross section of a co-
integrated ENVM-CMOS transistor is shown in Fig. 5. As in
standalone NOR arrays, this memory cell includes a storage
node and a selector transistor in series (i.e., 1-resistor-1-
transistor configuration). The memory element may be fabri-
cated either just after the Si contact formation step or after the
first steps of interconnections (e.g., on top of Metal 1 intercon-
nect level).
Fig. 5. Cross-sectional schematic showing the integration of an ENVM device
(PCRAM stack example). The device is including a phase-change layer (PC)
with bottom (BEC) and top (TEC) electrode contacts and is integrated between
the M1 and M2 interconnection levels in the back-end-of-line. The MOSFET
selector (bottom) is fabricated in the front-end-of-line.
Fig. 6. (a) ENVM-based memory node. (b) Node in read configuration.
(c) Node in write configuration.
IV. DESIGN OF ENVM-BASED FPGA
In this section, we describe how to efficiently use resistive
memory technologies in logic and routing circuitries.
A. 1T2R Basic Memory Node
First, we present an elementary circuit, based on ENVM, and
used to put configuration memories above a reprogrammable
circuit. Such a memory node is designed for a one-by-one re-
placement of traditional SRAM and thus to drive MUltipleXer
(MUX) inputs or pass gates. The memory node is programmed
by injecting a certain current through it, while the information
has to be read as a voltage level.
1) Concept: The basic memory node is presented in
Fig. 6(a). The circuit consists of two resistive memory nodes
connected in a voltage divider configuration between two fixed
voltage lines (LA and LB ). The memories are used in a com-
plementary manner, in order to improve reliability. Reliability
is required because the output is not restored by an inverter for
compactness purposes. A transistor is also connected between
ground and the output node of the cell. It is used to select the
node during the programming phase. The output Y is designed
to place a fixed voltage on a conventional standard cell input
(i.e., a high or a low logic level). Read operations are intrinsic
with the structure, while programming is an external operation
to perform on the cell.
2) Read Operation: A voltage divider is used in this topol-
ogy to intrinsically realize the conversion from a bit of data
stored in the variable resistance to voltage level. Fig. 6(b)
presents a configuration example where the node stores a
logic level high (noted “1”). Voltage lines LA and LB are,
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Fig. 7. Line sharing illustration in standalone-memory-like architecture.
respectively, connected to Vdd and Vss . The programming tran-
sistor is turned OFF by assigning a logic level low (noted “0”) to
the Prog_enable signal, thereby disconnecting the ground from
the output. The resistive memory R1 , connected to the Vdd line,
is configured to the low resistivity state. The other memory R2 ,
connected to Vss , is in the high resistivity state. As a conse-
quence, a voltage divider is configured and the output node is
charged close to the voltage of the branch with a high conduc-
tivity. The logic levels (respectively, high and low) depend on
RON and ROFF (respectively, resistance values in the low resis-
tive SET and high resistive RESET states) as in the following
relations:





(Vdd − Vss) .
It is also worth noticing that in continuous read operation, a
current will be established through the resistors. This leads to a
passive current consumption through the structure based on the
following relation:
Ileak = − Vdd − Vss
RON + ROFF
≈ Vdd − Vss
ROFF
This static current can be reduced by the choice of a memory
technology like doped InGeTe (see Table I) maximizing the
resistivity, as well as sizing the memory node to maximize its
ROFF value.
3) Write Operation: Fig. 6(c) presents the programming
phase of the node. The programming transistor is first turned
ON by setting the Prog_enable signal to logic level “1,” so that
the lines LA and LB are disconnected from the power lines and
connected to the programming unit. Then, the programming
unit applies a current sequence IprogA and IprogB to the resis-
tive memories to change their states. Programming currents are
drained to ground. As each cell has its own selection transistor,
the lines can be shared in a standalone-memory-type architec-
ture (see Fig. 7), yielding an efficient layout strategy.
B. Architecture of Resistive Memory-Based Look-Up Tables
While it is possible to create a look-up table by simply replac-
ing the SRAM memories with the basic memory node presented
earlier, we further propose an efficient implementation that sup-
ports multiplexer sharing for both normal use and programming
operations.
1) Normal Operation: The look-up table architecture based
on resistive memory is depicted in Fig. 8(a). In normal opera-
tion mode, the signal Prog_enable (P) is pulled down to ground,
Fig. 8. Resistive memory-based look-up table. (a) General structure. (b) Struc-
ture in normal mode. (b) Structure in write mode.
resulting in the circuit of Fig. 8(b). A voltage VR is then applied
to the top electrodes of the resistive memories, while the node
Vsense is pulled down to ground through the sense resistance R0 .
VR is the read voltage chosen to ensure that the current flowing
through the structure is below any configuration thresholds. The
address signal corresponds to the multiplexer control signal.
Hence, depending on the address, a unique path will be created
between the VR line and ground through the selected node and
the sense resistance R0 . As a voltage drop off might be present
on the node Vsense , the value of R0 should be chosen to en-
sure that the voltage levels of node Vsense will correctly trigger
the level restoration output inverter. Typically, R0 should be an
average between on and off state value of resistive memories.
Differently from the previous memory node, complementary
storage of the state is not required. As the output level is re-
stored by an inverter, constraints regarding the storage might be
relaxed.
2) Write Operation: The main advantage of the proposed
LUT structure is that it shares the multiplexer for both read
and write operations. Fig. 8(c) presents the LUT in write mode.
By pulling up the signal P, the node Vsense is grounded, in
order to allow the programming current to be drained, while the
programming unit (VW line) is connected to the top electrode
of the memories. The multiplexer is then used to address the
single RRAM to program by allowing the programming current
to flow.
C. Architecture of Resistive Memory-Based SBs
As mentioned is Section II, the most important structures in
FPGA routing are SBs. These structures are typically built using
SRAM-configured pass-gates.
1) Overview: In this block, we propose to merge the pass-
gate and the programming SRAM with a single memory ele-
ment. The resulting structure is shown in Fig. 9(a) on a 2 × 2
Wilton SB [40]. Each link is built with a similar structure as for
standard FPGAs, whereby two-terminal ENVMs are used in the
place of pass-transistors and their associated SRAM configura-
tion points. An on-connection between two wires is realized by
using the wires to program the memory connecting them to a
low resistance.
2) Write Operation: In the proposed SB architectures,
ENVMs replace traditional SRAMs. Consequently, the struc-
ture can no longer be programmed with an independent path,
such as a shift register. Access to the primary inputs/outputs of
the SB is mandatory. The required voltages and timing pulses to
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Fig. 9. (a) RRAM-based 2 × 2 SB architecture, (b) input, and (c) output)
drivers for RRAM-based crossbar.
program the ENVMs may be applied through the drivers at the
primary nodes [depicted in Fig. 9(a)].
Fig. 9(b) and (c) shows a possible structure for these drivers,
which interface the signal channels to the programming unit
electrically. As with the other blocks, the programming unit
generates the required configuration waveforms. In addition to
these interface nodes, addressing circuits are required to ensure
the sequential programming of the set of memories in the SB.
However, the complexity of these circuits is equivalent to the
shift registers utilized for SRAM-based FPGA programming.
V. CIRCUIT-LEVEL CHARACTERIZATION
We will now evaluate the performance metrics at the circuit
level. After validating the behavior of the blocks by electrical
simulations, their performances will be compared to their equiv-
alent counterparts. We expect significant improvement in area
because of the replacement of area-hungry SRAMs by small
footprint ENVMs. In this section, we focus on the block met-
rics such as area, programming time, programming energy, and
leakage power.
A. Transient Simulation
Transient simulations have been performed in order to vali-
date the global behavior of the structures. A behavioral compact
model of PCRAMs [33] has been used to allow the fast predic-
tion of the behavior of the circuits. Note that compact model
of OxRRAMs is also available [34]. Such electrical simulations
allow the functionality of the blocks to be demonstrated, but
also show how the impact of the programming of the ENVM
at the circuit level is considered. For the sake of brevity, only
the functional validation of the 1T2R basic memory node is
reported.
Fig. 10 shows the electrical results of a typical memory usage
case. In this electrical simulation, Vdd is set equal to 500 mV,
while Vss is tied to 0 V. Note that this Vdd value has been
chosen to show that a very low power supply could be considered
without any restrictions, due to the voltage divider arrangement
of the node. However, any voltages lower than the memory
programming threshold voltage can be used, making the node
fully compatible with current technology logic levels. In region
A, the elementary node is initially configured to apply a high
logic level “1” at the output node. At that time, the memories
Fig. 10. 1T2R Basic Memory Node transient simulation.
are configured according to Fig. 6(b). The memory node is then
reprogrammed to the region B, by a sequential application of
a RESET pulse on the memory that is connected to Vdd , and a
SET pulse on the other one, while the programming transistor
is set ON. This leads the structure to flip its memory content. In
the final read operation C, a low logic level “0” is then sensed
at the output node.
B. Performance Characterization
In order to evaluate the impact of the different blocks at the
circuit level, we compare their performances with their tradi-
tional counterparts.
1) Methodology: To characterize the ENVM-based building
blocks, we evaluated their performances metrics in terms of
area, write time, programming energy and leakage power. Note
that, in FPGAs, information stored in the different configuration
memories are never read back. Indeed, their information is only
used locally, and the read operation is then intrinsic. Hence,
differently from standalone memories, their performance evalu-
ation does not include reading time and reading energy. The per-
formance extraction is based on the node complexity expressed
in terms of the basic elements that are required to realize the
circuit. The area is extracted from basic layout considerations
using CMOS 45-nm technology rules [16] and expressed in half-
pitch to give values independent of lithography node. Timing
is obtained by electrical simulations using a behavioral com-
pact model [33]. The programming energy is extracted from
the ITRS [35], while the leakage power is computed at Vdd
equal to 1 V, considering all static currents involved. GeTe-
based PCRAM (see Table I) has been used as a baseline ENVM
technology for the evaluation. Indeed, while GeTe exhibits a
maturity equivalent to GST, it demonstrates better data reten-
tion properties. This makes it a good candidate for embedded
applications such as FPGAs. Comparison to building blocks tra-
ditionally used in FPGA, such as CMOS SRAM 5 T cells [4]
and Flash memory elements [5], are then used to evaluate the
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TABLE II
1T2R BASIC MEMORY NODE PERFORMANCE EVALUATION
TABLE III
LOOK-UP TABLE PERFORMANCE EVALUATION (4 BITS LUT)
structures. The associated numbers are extrapolated from the
ITRS [35]. Note that we are dealing with non-volatile memo-
ries. Hence, we will stress the comparison with regards to Flash.
2) 1T2R Memory Blocks: Table II shows some characteriza-
tion results in terms of area, write time and programming energy
and leakage power for the proposed 1T2R basic memory node
and traditional FPGA counterparts.
We consider that all these elements drive an equal load. We
see that the proposed cell is the most compact solution, even with
the impact of the programming current on the access transistor.
This advantage is due to the reduction of the memory front-end
footprint to a single transistor, compared to 5 for the SRAM cell
and 2 for the Flash solution (one pull-up transistor coupled to a
floating gate transistor). It is also worth highlighting that ENVMs
offer a significant advantage in write time and programming
energy reduction for nonvolatile memory technologies. In the
context of our technological hypotheses, it is possible to reduce
the area by 3×, the writing time by 16.6× and the programming
energy by 8.3× compared to an equivalent Flash technology.
However, leakage power drained by the node is around 3×
bigger than Flash. The 1T2R node has a high and continuous
leakage current due to its voltage divider structure. Note that the
node has been sized to maximize the resistance ROFF , by using
the smallest dimensions allowed by the technology. In order
to further reduce the leakage, materials with higher resistivity
might be envisaged.
3) Logic Blocks: Table III shows the characterization results
for a four inputs look-up table and compares it to traditional
FPGA logic blocks. We see that the proposed LUT structure
is again the most compact one with a gain over Flash of 1.7×.
Write time is reduced by 33× and programming energy by 16×.
In addition, leakage power is reduced by 4.1×. In standard LUT,
memories store logic values, which are further selected by a
multiplexer. In such an implementation, the memories consume
leakage power to retain information. In the proposed RRAM
LUT, only the currently selected memory has a major contribu-
tion to leakage, leading to a significant gain. Finally, we stress
that the structure’s efficiency is even better if we consider that
the multiplexer, used for normal LUT operations, is also used
as an addressing device for programming operations. Hence,
TABLE IV
TECHNOLOGY PERFORMANCE EVALUATION (2 × 2 WILTON SB [40])
such a structure further simplifies the complexity of the writing
scheme.
4) Routing Blocks: Table IV shows the results of charac-
terization for the proposed SB arrangement and the traditional
FPGA counterpart. Note that only the specific access circuits
required for programming have been included. Indeed, com-
mon programming circuits (such as address decoders and shift
registers) are not included in the estimation as they are shared
by all the considered technologies. We see that the proposed SB
is still the most compact solution with a gain of 1.2× compared
to an equivalent Flash technology. The ENVM-based SB uses
fewer transistors in the internal structure (8 versus 24) than the
Flash-based structure. However, while this ratio should lead to a
gain of 3×, we should bear in mind that the transistors used for
ENVM are larger, in order to allow large programming currents
to flow through the structure. Furthermore, as the memories are
directly used to perform the routing operation, no leakage power
is dissipated by the SBs (i.e., no permanent leakage path exist in
the structure), offering significant interest for power reduction.
VI. ARCHITECTURAL IMPACT
In the previous section, we studied the blocks at the circuit
level. In this section, we move toward the architectural level and
study the impact of the blocks onto the FPGA architecture.
A. Methodology
We used a set of logic circuits taken from the MCNC bench-
mark [36], which we first synthesized using the ABC tool [37].
We then performed the technology mapping with a library of
four-input LUTs (K = 4) using ABC as well. Subsequently, we
performed the logic packing of the mapped circuit into CLBs
with N = 10 BLEs per CLB and I = 22 external inputs using
AA-PACK [38]. Finally, the placement and routing were carried
out using VPR6.0 [39]. Each benchmark is first synthesized
on an SRAM-based LUTs and MUXs in the CMOS 45 nm
process [16], using a pass-gate design. Then, we replaced the
SRAM-based building blocks by their ENVM counterparts. The
first studied material stack will be the GeTe phase-change mate-
rial. Subsequently, the impact of each of the proposed blocks will
be assessed. Finally, all the surveyed technologies are bench-
marked with the same approach, in order to find the most suited
technology for future applications.
B. Architectural Impact Over CMOS-SRAM
We mapped the benchmark into both CMOS SRAM-based
and GeTe-PCRAM based FPGAs. The ENVM-based FPGAs
use the 1T2R basic memory node, ENVM-based LUTs and
SBs. The area estimation, expressed in units of minimal size
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Fig. 11. Area estimation for FPGAs synthesized with GeTe-phase change
memory- and SRAM-based circuits.
Fig. 12. Delay estimation for FPGAs synthesized with GeTe-phase change
memory- and SRAM-based circuits.
transistors, is shown in Fig. 11. A minimal size transistor cor-
responds to the minimal n-type transistor used in the design
(here of area 0.118 μm2 , corresponding to W = 210 nm and
L = 45 nm transistor as per [16]). The evaluation includes the
specific programming devices (sized accordingly to the material
requirements—see Table I). However, the circuits shared by the
various technologies are not included. The benchmarks show an
area reduction ranging from 19% to 23%, with 20% on average.
The main benefit of using ENVMs instead of SRAM cells is the
compact area of the cell, which reduces the silicon real estate
occupied by peripheral programming circuits.
The critical path delay estimation for the same benchmark set
is shown in Fig. 12. The simulations show a critical path delay
reduction ranging from 17% to 34%, with 24% on average.
The origin of this remarkable delay reduction is twofold. First,
it is due to the low on-resistance of ENVM technologies: the
internal on-resistance of an n-type transistor (extracted from our
design kit) is 3.8 kΩ, while the GeTe-based PCRAM technology
exhibits an on-resistance of 50 Ω. This makes the ENVM-based
FPGA potentially faster than the SRAM-based counterparts,
given the lower resistive path for data through the routing pass-
gate multiplexers. Second, the area reduction depicted in the
previous figure allows for a reduction of the logic block size and
Fig. 13. Contribution of the different resistive circuits analysis wrt. area and
delay reduction.
consequently a lower wire delay. The exact contributions of area
and delay improvements are analyzed in the next subsection.
C. Breakdown of ENVM Element Contributions
In the preceding sections, we mentioned that RRAM build-
ing blocks lead to significant reductions in area and critical
path delay. However, it is of high interest to distinguish the
various contributions of each circuit type. Fig. 13 depicts the
contribution of the ENVM-based circuits to the area and delay
improvement over CMOS SRAM-based circuits.
As suggested previously, the gain in area is mainly due to
the memory circuits. Indeed, a one-to-one replacement of the
SRAM by the 1T2R basic memory node contributes to 62.5%
of the saved area, while SBs and LUTs have a contribution
of 11% and 26.5%, respectively. Regarding delay, it is worth
pointing out that the SB improvement contributes to 90% of the
total critical path delay reduction. Effectively, the proposed SBs
replace the CMOS pass-gates with low resistive memories. Such
an improvement drastically reduces the impact of programmable
wires along the data path and thus improves the global wire
electrical properties. We also point out that the other blocks
contribute to around 10% in the critical path reduction. While
these blocks are not directly related to the data path, we have seen
that they lead to an area reduction of the circuit. This reduction
implies as a side effect a shortening of the global wires, which
decreases parasitics and impacts electrical performances.
D. Impact of Various Technology Flavors
ENVM technologies are of high interest for programmable
applications due to their compact area and low on-resistance.
While the GeTe technology demonstrated good performances
metric improvements for FPGA applications, we should note
that several other materials could be envisaged within the same
evaluation framework. Fig. 14 is intended to sort the different
technologies surveyed in Table I using three different metrics:
overall circuit area, critical path delay, and the memory contri-
bution to leakage power per CLB. All these figures are averaged
over the complete benchmark set. Leakage power is a significant
concern in modern FPGAs and is clearly a point to be addressed
if we consider that the proposed 1T2R basic memory nodes can
create leaky voltage dividers throughout the circuit.
Regarding the total area, the surveyed ENVM technologies
lead globally to the same gain, compared to the SRAM technol-
ogy. Note that memories requiring a low programming current
demonstrate the best results. The Pt/TiO2 /Pt stack demonstrates
an average gain in area of 24%. In addition, the best results
in terms of critical path delay reduction are also achieved by
the Pt/TiO2 /Pt stack, with a reduction ranging from 18% to
48 IEEE TRANSACTIONS ON NANOTECHNOLOGY, VOL. 12, NO. 1, JANUARY 2013
Fig. 14. Variation of total area, critical path delay, and memory leakage power
among the surveyed technologies (numbers averaged over the whole benchmark
set).
34%, with 24% on average. This material demonstrates an on-
resistance as low as 100Ω. In addition, the stack allows small
access transistors. As highlighted, this plays a role in shortening
the interconnections and further decreasing the delay. However,
the off-resistance of the technology is in the range of 1 MΩ. The
off-resistance has a direct impact on the memory leakage in the
1T2R basic memory node. It is thus of high priority to focus on
technologies with higher ROFF values. The best technology for
this purpose is the InGeTe memory stack with the 85% reduc-
tion of the memory leakage power per CLB compared to SRAM
circuits. Hence, the choice of the materials has a direct influence
on the architecture performance, and thus can be considered as
a new lever for performance sizing.
VII. OVERALL DISCUSSION
The presented building blocks can be employed to store con-
figuration data in programmable circuits (1T2R basic memory
node and LUTs) and to create high performance routing ele-
ments (SBs). Even though PCRAM and OxRRAM technolo-
gies are approaching the maturity required for mass production,
research and development on materials and cell design activi-
ties still maintain a key role for nonvolatile resistive memories.
Indeed, we showed that various flavors of the technologies lead
to different gain in area, delay, and power. Hence, an optimal
choice might depend on the application context and the tar-
geted performance metrics. The technological choice is so broad
that many evolutions may come from the technology. For fu-
ture FPGAs, we can envisage improvements in both technology
and cell design to achieve better overall characteristics such as
higher programming speed or lower programming current. For
example, the programming current plays an influence on the
size of selection devices and the write energy. New cell designs
could reduce the programming energy, as shown in [41], where
a sublithographic heater is used to increase current density. With
such considerations, technology developments and architectural
design will be strongly correlated, so that new work methodolo-
gies are required, such as the fast evaluation methodology for
emerging technologies used in this study.
VIII. CONCLUSION
This paper introduces a novel family of building blocks based
on resistive memories, designed to replace traditional circuits
in reconfigurable logic circuits. A basic memory node, a look-
up table and a SB have been proposed, all using ENVMs to
reduce the impact memory on area and to improve the electrical
performance of the data path. We have shown that the proposed
solution reduces the size of the building blocks by a factor of
up to 3× compared to traditional flash memories. We evaluated
the impact in FPGA design and we showed that area and critical
path delay could be reduced by a factor of up to 28% and 34%
respectively due to the compactness of ENVMs and the speed of
ENVM-based SBs. Finally, we surveyed different technologies
and we showed that the PCRAM using InGeTe material leads to
the lowest leakage power, while the OxRRAM Pt/TiO2 /Pt stack
gives the best area and delay improvements.
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